

FIG. 1




FIG. 2-1




FIG. 2-2




FIG. 3





FIG. 4

branch instructions:



gb: If set, guess that the branch path will be taken, thus prefetch the branch micoword address. Otherwise prefetch the non-branch path. This field is only allowed to be set when defbr=0 or defbr=1.

branch address: branch address conditionally or unconditionally selected.

br\_mask: Is decoded to the following options:

- 1) unconditional branch
- 2) branch when  $ALU<31>=1$  ( $<0$ )
- 3) branch when  $ALU<31>=0$  ( $>=0$ )
- 4) branch when  $ALU<31>=1$  OR  $ALU<31:0>=0$  ( $<=0$ )
- 5) branch when  $ALU<31>=0$  AND  $ALU<31:0>!=0$  ( $>0$ )
- 6) branch when  $ALU<31:0>=0$  ( $=0$ )
- 7) branch when  $ALU<31:0>=1$  ( $!=0$ )
- 8) branch when specified context mask = current context
- 9) branch when specified context mask != current context
- 10) branch on carry-out set
- 11) branch on carry-out clear
- 15) look at extended branch field to further decode branch type


extend\_br: branches on various context-swapping signals or other signals

evpip: indicates pipe stage that this branch should be evaluated in

c msk: specifies a context number with which to conditionally branch on.

branch cmd: further specifies the type of branch, e.g., looks at condition codes of some other branch criteria

FIG. 5A



Context Descriptors:

1) Wake-up Events

- 0 = kill
- 1 = voluntary
- 2 = SRAM
- 4 = SDRAM

8 = FBI

16 = INTER\_THREAD

32 = PCI\_DMA\_1

64 = PCI\_DMA\_2

128 = SEQ\_NUM\_LSB

2) db → branch defer amount

3) va → value of sequence number

FIG. 5B




FIG. 6






FIG. 7-1




FIG. 7-2

TOP SECRET






FIG. 7A

# SINGLE QUADWORD WRITE FOLLOWED BY A SINGLE QUADWORD READ

## WITHOUT ACTIVE MEMORY OPTIMIZATION



## WITH ACTIVE MEMORY OPTIMIZATION




WHERE Trcd = RAS to CAS delay

Tdpl = DATA Input to Precharge Delay

Trp = Time to Precharge

FIG. 7B








FIG. 8-2

4 WRITES AND 4 READS FOLLOWED BY MORE READS WITH OPTIMIZATION



4 WRITES AND 4 READS WITHOUT OPTIMIZATION



10 CYCLES VS. 14.

FIG. 8A

FIG. 8A




FIG. 9


Fig. 0-1

FIG. 9-2

NOTES

277 hori tracks x 5/4 x 8 = 2770cdx's





ATU NOTES:

- a) CORE TO FBox Regs:  
USE sram\_push\_data\_bus
- b) CORE TO FBI Regs:  
USE PRIVATE ATU/FBI  
cmd/data bus
- c) CORE READS FBox Regs:  
USE Sram\_pull\_data\_bus
- d) CORE READS FBI Regs:  
USE sram\_push\_data\_bus  
(UNLESS sram APPEAR FAK  
ANOTHER Fbox To FBI ON  
sram\_push\_bus)

## Card Req R,2:0&gt;

```

000 NONE
001 Sram Chain
010 SDR Chain
011 Sram
100 SDR
101 FBI
110 PCI
111

Tx_CMD_drv_en R<1:0>
0 NONE
1 GRANT

```

Sdram_puXX_addr_R<6:0> [4:0] xfer_reg_addr	Sdram_puXX_addr_R<6:0> [4:0] xfer_reg_addr
IF NOT TFI0	
[6:0] TFI0_addr	
Sdram_puXX_ID_R<6:0>	Sdram_puXX_ID_R<6:0>
0 - 5 Fboxes	0 - 5 Fboxes
8 - 13 Fboxes-csr	8 - 13 Fboxes-csr
6 fbl	6 fbl
15 nop	15 nop

### Fbox BRANCH/Ctx CHOICES

- 1) FBI\_adone
- 2) FBI\_auto\_push
- 3) lhread\_adone
- 4) signal\_rec\_ctx
- 5) Seq#1\_change
- 6) Seq#2\_change
- 7) SRAM\_adone
- 8) SDRAM\_adone
- 9) volunteer\_ctx\_swap
- 10) Req\_req\_available
- 11) SDRAM\_rdparity\_err
- 12) Fbox\_push\_protect
- 13) ccodes, contexts and kill

FIG. 9-2